AT logo - The Machine Vision Specialists  
  Frame Grabbers  
  Vision Systems  
  Contact AT  
  Site Map  

Machine Vision Newsletter

Contact us:

(08) 9242 5411

(02) 9905 5551

(03) 9384 1775

Defence Recognised Supplier Scheme Logo
Sapera APF
Go to Machine Vision Software
Go to Manufacturers
Go to Xcelera-CL VX4 Vision Processor

About Sapera APF Vision software
Sapera APF is a powerful, yet easy-to-use Graphical FPGA Development Environment for software and hardware engineers that simplifies traditional FPGA development processes by combining a point and click graphical interface with FPGA-based image-processing libraries.

The Sapera APF and Xcelera-CL VX4 Vision Processor partnership
The combination of Teledyne DALSA's Xcelera-CL VX4 vision processor and Sapera APF deliver a powerful, programmable, FPGA- (field-programmable gate array) based vision processor and integrated graphical FPGA development environment enabling users to adopt vision processors for a variety of high speed, computing intensive, real-time image processing applications.

Sapera APF is designed for real-time imaging applications as such it not only provides extensive FPGA image processing functions but also includes libraries for image acquisition, control and auxiliary input/output controls.

Sapera APF's graphical user interface offers programming features of conventional software IDE such as on-the-fly program editing, single stepping, variable watches to review intermediate results, etc. and combines them with hardware design rules check and resource verification. Users interact with Xilinx tools directly from within Sapera APF to generate FPGA bit streams.

While Sapera APF comes bundled with a bit-accurate software version of the FPGA library functions for rapid functional simulation , it can also automatically generate necessary infrastructure to call user-defined functions using Sapera SDK allowing users to create, debug, and deploy FPGA code without ever leaving the development GUI and so dramatically improving ease-of-development and deployment time. The user FPGA designs can thus be controlled from Sapera LT-based host applications. Sapera APF also comes bundled with RTPro application allowing users to exercise their FPGA designs without having to write control applications on the host.

Features and benefits Sapera APF
• Intuitive graphical programming • Rapid design implementation using Point & Click IDE • Software-centric approach
• Extensive set of image processing functions for FPGA • Bit-accurate software functions permit verification of algorithm behavior • High-level behavioural simulation
• Seamless interface to Xilinx tools • Automatic software interface generation for user-created hardware designs • Fuly-automated design process interfaces to Sapera LT
• Verify disigns to cut down development time • Design simple, single-pass or complex iterative algorithms • Enables Real-time embedded image processing
• Over 150 imaging functions • Captures images for area or lines can cameras • Colour or Monochrome processing

Sapera APF Data sheet


If you like this page, please recommend it and share it.

Google+ Facebook Twitter More